A Novel Efficient VLSI Architecture for Matrix Multiplication using Compressor-based Multiplier
DOI:
https://doi.org/10.37591/jovdtt.v5i2.1597Abstract
Due to advancement of new technology in the field of VLSI, there is an increasing demand of high speed processor. Matrix multiplication is highly used in different types of computations. Speed of processor greatly depends on its multiplier (used in matrix multiplication) performance. Due to which high speed multiplier architecture become important. Several multiplication techniques have been developed to increase the efficiency of the multiplier. These techniques help in reducing the partial products and the methods of their addition but the principle behind multiplication remains same in all. In this paper, efficient VLSI architecture for matrix multiplication using different types of multipliers (i.e., Vedic multiplier and multiplier using compressor) is investigated.
Keywords: matrix multiplication (MM), Vedic mathematics, parallel to parallel input multiple output (PPI-MO), Urdhva Tiryakbhyam Sutra, 4:2 compressor
Cite this Article
Sharma K, Anushree. A Novel Efficient VLSI Architecture for Matrix Multiplication Using Compressor-Based Multiplier. Journal of VLSI Design Tools and Technology (JoVDTT). 2015; 5(2): 23–28p.
Downloads
Published
Issue
Section
License
Thank you for submitting the manuscript to the Journal of VLSI Design Tools & Technology. With the online journal management system that we are using, you will be able to track its progress through the editorial process by logging in to the journal web site:
An author may request for withdrawal of his/her manuscript, within a week's
time (w.e.f. the date of submission of the manuscript). The Author is
recommended to follow strictly the Instructions in Manuscript Withdrawal
Policy (As per URL given below)
http://stmjournals.com/pdf/manuscript%20withdrawl.pdf
If you have any questions, please contact me. Thank you for considering this
journal as a venue for your work.