Design and Performance Analysis of Multi-Standard CMOS LNA Using Switched Capacitor and MIM Capacitor in 180nm Technology
DOI:
https://doi.org/10.37591/jovdtt.v5i3.1648Abstract
Low noise amplifier (LNA) is terribly important block in designing broadband receivers for wireless broadband communications. Being the primary active element in receiver chain it creates larger demand for LNAs that are smaller, consume less power, and provide sufficient gain, low noise and high compact design. The projected LNA is extremely integrated with low noise figure having wide calibration range with improved RF power handling system and acquires less space on chip. Previous work mainly focused on the reduction of noise and power consumption. But due passive component resistor, the problem of area for design was still there. The reduction in area of chip is proposed in this paper by using switched capacitor. Switched capacitor resistor is used in place of regular resistor and MIM capacitor in place of regular capacitor. The operating frequency of the projected LNA is from 0.8 to 2.9 GHz as during this frequency range high speed operations like GPS, UMTS, GSM Bluetooth and Wi-Fi are covered. MIM capacitor is placed in multi customary cascade common supply (CS-LNA). The steady state is additionally calculated by frequency domain methodology i.e. harmonic balance response analysis is additionally done. The design is implemented in cadence IC virtuoso using 180 nm CMOS technology. The simulated results show the reduction within the noise figure and also the feasibility of LNA with MIM capacitor and switched capacitor attributable to that area on chip is reduced, steady state in frequency domain is additionally calculated by harmonic balance response analysis.
Keywords: LNA, multi-standard, RF, MEMS, noise figure, common source(CS), passive component
Cite this Article
Nishant Poras, Priyanka Goyal. Design and Performance Analysis of Multi-Standard CMOS LNA Using Switched Capacitor and MIM Capacitor in 180 nm Technology. Journal of VLSI Design Tools and Technology. 2015; 5(3): 37–44p.
Downloads
Published
Issue
Section
License
Thank you for submitting the manuscript to the Journal of VLSI Design Tools & Technology. With the online journal management system that we are using, you will be able to track its progress through the editorial process by logging in to the journal web site:
An author may request for withdrawal of his/her manuscript, within a week's
time (w.e.f. the date of submission of the manuscript). The Author is
recommended to follow strictly the Instructions in Manuscript Withdrawal
Policy (As per URL given below)
http://stmjournals.com/pdf/manuscript%20withdrawl.pdf
If you have any questions, please contact me. Thank you for considering this
journal as a venue for your work.