Low Power 8-Bit Square Root Carry Select Adder Constructed By Using 8 Transistor Full Adder
DOI:
https://doi.org/10.37591/jovdtt.v4i1.2920Abstract
Carry select adder is the high speed adder which is designed to speed up arithmetic operations and to reduce the computation time. Carry select adder is used to perform fast arithmetic functions in data processing processors. Low power consumption, reduced area, reduced delay and increased speed are the most important features of the modern electronic system design. In this proposed work, 8 transistor full adder (8T full adder) is used as the building block for the 8-bit square-root carry select adder (8-b SQRT CSLA). This 8T full adder is designed by XNOR-XNOR hybrid CMOS design. So it is reliable in terms of power, area and speed. In this 8-b SQRT CSLA design power consumption is reduced compared with the regular carry select adder (CSLA). In this work performance is evaluated through the logic design and layout in 0.12 µm CMOS process technology.
Keywords: Low power consumption, 8T full adder, XNOR-XNOR hybrid CMOS design, DSCH (digital schematic)
Downloads
Published
Issue
Section
License
Thank you for submitting the manuscript to the Journal of VLSI Design Tools & Technology. With the online journal management system that we are using, you will be able to track its progress through the editorial process by logging in to the journal web site:
An author may request for withdrawal of his/her manuscript, within a week's
time (w.e.f. the date of submission of the manuscript). The Author is
recommended to follow strictly the Instructions in Manuscript Withdrawal
Policy (As per URL given below)
http://stmjournals.com/pdf/manuscript%20withdrawl.pdf
If you have any questions, please contact me. Thank you for considering this
journal as a venue for your work.
