A Novel Current-Mode Quaternary Multiplier with Indian Vedic Architecture

Abstract

A multiplier is a fundamental block of any digital signal processing system. Urdhva Tiryakbhyam sutra, from ancient Indian Vedic mathematics, offers regular and hierarchical multiplier architecture. Alternatively, current-mode multi-valued logic results in reduced circuitry and effective utilization of interconnections. In this paper, a new 4×4 current-mode quaternary Vedic multiplier design is proposed. The multiplier has been simulated using 0.18 µm technology with a power supply of 1 V and a unit current step of 1 µA. The proposed multiplier works on simple quaternary arithmetic and has a very low transistor-count. The transient delay of the proposed multiplier also has been improved compared to our previous multiplier. The proposed approach of employing multi-valued logic with Vedic architecture has made the application of multi-valued logic simpler, which can make multi-valued circuits as generalized as binary circuits.

Keywords: Multi-Valued Logic, Current-Mode Circuits, Vedic Multiplier, Urdhva Tiryakbhyam Sutra, Digital Signal Processing