Fault Detection Attainment for Embedded Cores based on Software Test Routines
DOI:
https://doi.org/10.37591/jovdtt.v8i1.356Abstract
The test circuitry is designed in built-in-self-test (BIST) technique involves a system that applies the test signals and observes the corresponding system response. In this technique, the framework is embedded directly into the system hardware. The testing process performs efficiently, fastly and more economically than using an external test setup. Self-testing of embedded processors based on the test routines is an emerging method, since it employs a test resource partitioning technique instead of using external testers. In this paper, an improved methodology for embedded cores based on comprehension of their instruction set and register transfer (RT) level description is explained.
Keywords: Software-based self-testing, fault detection, RISC MIPS processor, test routines
Cite this Article
Vishal Gangadhar Puranik, Dilip Devchand Shah. Fault Detection Attainment for Embedded Cores based on Software Test Routines. Journal of VLSI Design Tools & Technology. 2018; 8(1): 1–6p.
Downloads
Additional Files
Published
Issue
Section
License
Thank you for submitting the manuscript to the Journal of VLSI Design Tools & Technology. With the online journal management system that we are using, you will be able to track its progress through the editorial process by logging in to the journal web site:
An author may request for withdrawal of his/her manuscript, within a week's
time (w.e.f. the date of submission of the manuscript). The Author is
recommended to follow strictly the Instructions in Manuscript Withdrawal
Policy (As per URL given below)
http://stmjournals.com/pdf/manuscript%20withdrawl.pdf
If you have any questions, please contact me. Thank you for considering this
journal as a venue for your work.
