Review Paper: Low Power SRAM Cell using FinFET Technology
DOI:
https://doi.org/10.37591/jovdtt.v8i1.497Abstract
To make portable battery operated devices more efficient with low leakage current has become a major challenge with the technology scaling. As the technology is scaling, the bulk MOSFET faces various challenges which lead to increased leakage current. FinFET is the most encouraging substitute to bulk CMOS, because of the reduced short channel effect. The FinFET device based circuits portrays advantages with its better control over the device channel and reduced short channel effects, resulting in reduced leakage power. The FinFET based SRAM cell incurs the minimum power and energy dissipation. This paper presents a comparative analysis of SRAM cell between MOSFET and FinFET on the basis of leakage power, short channel effect and power consumption.
Keywords: FinFET, SRAM, short channel effect, leakage current, low power consumption
Downloads
Published
Issue
Section
License
Thank you for submitting the manuscript to the Journal of VLSI Design Tools & Technology. With the online journal management system that we are using, you will be able to track its progress through the editorial process by logging in to the journal web site:
An author may request for withdrawal of his/her manuscript, within a week's
time (w.e.f. the date of submission of the manuscript). The Author is
recommended to follow strictly the Instructions in Manuscript Withdrawal
Policy (As per URL given below)
http://stmjournals.com/pdf/manuscript%20withdrawl.pdf
If you have any questions, please contact me. Thank you for considering this
journal as a venue for your work.