Design of Three-Stage Pipelined Floating Point Arithmetic Operators
DOI:
https://doi.org/10.37591/jovdtt.v8i2.598Abstract
Some embedded systems perform signal processing operations (Fourier transform, filtering) as for example for the recognition voice, high quality audio and control of critical systems (airplane, rocket). This type of operation may require the use of floating numbers. This paper presents the hardware implementation of floating point arithmetic operators for addition, subtraction, multiplication using the IEEE-754 single precision format. Proposed architecture follows two different RTL approach, Melay FSM and multiplexer based approach. The RTL is developed in Verilog and design is implemented in Xilinx Virtex 7 series. The area and speed compared where mux based design claims lesser area then FSM based approach at the cost of marginal speed.
Keywords: IEEE-754, Melay FSM, RTL, Verilog, Xilinx
Cite this Article
Shaikh Shoaib Arif, B.B. Godbole. Design of Three-Stage Pipelined Floating Point Arithmetic Operators. Journal of VLSI Design Tools & Technology. 2018; 8(2): 9–22p.
Downloads
Published
Issue
Section
License
Thank you for submitting the manuscript to the Journal of VLSI Design Tools & Technology. With the online journal management system that we are using, you will be able to track its progress through the editorial process by logging in to the journal web site:
An author may request for withdrawal of his/her manuscript, within a week's
time (w.e.f. the date of submission of the manuscript). The Author is
recommended to follow strictly the Instructions in Manuscript Withdrawal
Policy (As per URL given below)
http://stmjournals.com/pdf/manuscript%20withdrawl.pdf
If you have any questions, please contact me. Thank you for considering this
journal as a venue for your work.