A Review on Charge Pump Circuits for PLL Applications

Abstract

This paper presents a review on various architectures of charge pumps (CP) for high speed Phase-locked loop (PLL) applications. The different nonlinear marvels that influence the execution of PLL in view of the CPs circuit are examined. The various high performance CP circuits with reference voltage source, reference current source are analyzed that reduces the problems associated with the traditional charge pump circuit that consists leakage current, clock feed-through, charge sharing, charge injection, charge/discharge current mismatch, output ripple, phase error due to current mismatch, and spurious jump phenomenon. 

Keywords: Phase locked loop (PLL), charge pump (CP), charge injection, clock feed through, current matching

Cite this Article

D. Shekhar, A. Raman. A Review on Charge Pump Circuits for PLL Applications. Journal of VLSI Design Tools and Technology. 2015; 5(3): 1–11p.