![Open Access](https://engineeringjournals.stmjournals.in/lib/pkp/templates/images/icons/fulltext_open_medium.gif)
![Restricted Access](https://engineeringjournals.stmjournals.in/lib/pkp/templates/images/icons/fulltext_restricted_medium.gif)
VLSI Transistor and Interconnect Scaling Overview
Abstract
In this paper, various types of device and interconnect scaling used for VLSI transistors are mentioned. Advanced device scaling techniques using SOI & FINFET technology are discussed for nano-devices. New technologies adopted at research level are stated here in brief. Keywords: Scaling factor āsā, technology or process node, short-channel effects, draininduced barrier lowering, punch through, surface scattering, velocity saturation, impact ionization, hot electrons, SOI, floating body, FinFET, quantum dot cellular automata
DOI: https://doi.org/10.37591/joedt.v5i1.4950
Refbacks
- There are currently no refbacks.
Copyright (c) 2020 Journal of Electronic Design Technology