Design of Low Noise Transimpedance Amplifier using Multiple Feedback filter Topology

Abstract

This study presents the highly linear and low noise transimpedance amplifier (TIA) based on CMOS inverter as an amplifier within multiple feedback (MPFB) filter topology. Absence of complex analog circuitry and compatibility with widespread digital CMOS processes highlight this TIA topology as
the best choice in signal conditioning chains approaching analog-to-digital converters (ADCs). Special attention has been given to the TIA stability and compensation networks. Using dedicated low-dropout (LDO) regulator, the variations in TIA performance induced by supply noise have been made more robust. Transimpedance and bandwidth programmability is ensured by design of the feedback network. Nominal transimpedance and bandwidth at 65°C are 72 dBΩ and 5 MHz, respectively. Achieved third-order intermodulation distortion is –84 dBc, while input third-order intercept point is 34 dBm. This performance is comparable with state-of-the-art TIA solutions used in optical receivers and communication baseband circuits. Basic CMOS inverters were utilized as intensifiers which saves region, yet challenges soundness of the enhancer. Crossing shaft parting pay network between TIA stages is executed while transfer speed, bending level and clamor execution were kept inside wanted edges. This multiple feedback topology gives highly linear CMOS inverter that can be utilized for excellent signal conditioning circuits and applicable for high linear operations.