A Simple, Compact, and Power-Efficient Current-Mode Decimal Adder Circuit
DOI:
https://doi.org/10.37591/jovdtt.v4i2.2928Abstract
A size and power efficient current-mode decimal adder is proposed in this paper. The proposed adder does not use binary coded decimal (BCD) number system for processing the decimal data like other decimal adders. Instead, it processes the decimal data as the actual decimal inputs. The proposed adder can be used as a decimal half adder as well as a decimal full adder. The adder is based on simple decimal arithmetic that we use in our daily life. The proposed adder has been simulated in 90 nm technology with a supply voltage of 0.4 V and unit current step of 0.3 µA. The proposed adder occupies an area of only 3 µm2 and consumes only 7.52 µW power. This adder is suitable for commercial and financial applications which spend most of their time in decimal computations. For future applications, parallel decimal arithmetic will be more attractive to achieve the output with fewer computations compared to binary and BCD arithmetic.
Keywords: Multi-valued logic, current-mode circuits, decimal adder, arithmetic units
Downloads
Published
Issue
Section
License
Thank you for submitting the manuscript to the Journal of VLSI Design Tools & Technology. With the online journal management system that we are using, you will be able to track its progress through the editorial process by logging in to the journal web site:
An author may request for withdrawal of his/her manuscript, within a week's
time (w.e.f. the date of submission of the manuscript). The Author is
recommended to follow strictly the Instructions in Manuscript Withdrawal
Policy (As per URL given below)
http://stmjournals.com/pdf/manuscript%20withdrawl.pdf
If you have any questions, please contact me. Thank you for considering this
journal as a venue for your work.