Open Access Open Access  Restricted Access Subscription or Fee Access

Performance Analysis and Characterization of Shared Charge and Clocked-Latch based Comparator using 90-nm Technology

Vijay Savani, N. M. Devashrayee


Paper describes the performance analysis, implementation and characterization of low-power and high-speed shared charge clocked-latch based comparator using 90-nm technology. There are two different topologies of the comparator viz. impedance dividing and differential current sensing comparators are combined to take the advantages and use their good features. The main focus of design is on improvement in speed by sharing charge and reduction in power dissipation. The topology is implemented in the 90-nm technology, obtained results are compared with the previous work at 180-nm technology. The implementation has been carried out using EDA tool of Mentor Graphic’s IC Station and simulation results are obtained using Eldo Spice.


Index Terms: Impedance dividing comparator, differential current sensing comparator, shared charge and clocked-latch based comparator, mentor graphics IC Station

Full Text:




  • There are currently no refbacks.

Copyright (c) 2019 Journal of VLSI Design Tools & Technology

eISSN: 2249–474X