Open Access Open Access  Restricted Access Subscription or Fee Access

Implementation of 32 bit parallel adder using XILINX IPCORES A Case Study

Khaleel U Rehman, Salauddin Mohammad, Mudassar Basha

Abstract


The paper aims to target the Xilinx intellectual property (IP) cores and the methodology that allows in the easy way of implementing the IP cores and its functionalities and the interface with the recent Xilinx FPGA’s. The proposed work compares the results obtained with the conventional Xilinx programming and the IP cores which are associated with it. VHDL programming style is used to describe the hardware and its functionality.

 

Keywords: Adder, IP, FPGA, VHDL, Xilinx


Keywords


IP,FPGA,VHDL,Xilinx.

Full Text:

PDF

References


Kumar, Adesh, Gaurav Verma, Mukul Kumar Gupta, Mohammad Salauddin, B. Khaleelu Rehman, and Deepak Kumar. "3D Multilayer Mesh NoC Communication and FPGA Synthesis." Wireless Personal Communications 106, no. 4 (2019): 1855-1873.

Reddy, K. Venkata Siva, P. Vishnu Kumar, K. Maheswari, and B. Khaleelu Rehman. "Design and Verification of 16-Bit Vedic Multiplier Using 3: 2 Compressors and 4-Bit Novel Adder." In Proceeding of International Conference on Intelligent Communication, Control and Devices, pp. 723-732. Springer, Singapore, 2017.

Rehman, B. Khaleelu, Adesh Kumar, and Paawan Sharma. "Modeling and Simulation of ECG Signal for Heartbeat Application." Intelligent Communication, Control and Devices. Springer, Singapore, 2018. 503-511.

Garrido, Mario, and Jesus Grajal. "Efficient memoryless CORDIC for FFT computation." 2007 IEEE International Conference on Acoustics, Speech and Signal Processing-ICASSP'07. Vol. 2. IEEE, 2007.

Rehman, B. K., Kumar, A., Mohammad, S., Basha, M., & Reddy, K. V. S. (2020). Detection of DTMF by Using Goertzel Algorithm and Optimized Resource-Sharing Approach. In Intelligent Communication, Control and Devices (pp. 851-856). Springer, Singapore.

Mohammad, Salauddin, R. Seetha, S. Jayamangala, B. Khaleelu Rehman, and D. Kumar. "Implementation of FM-Based Communication System with 3-Level Parallel Multiplier Structure for Fast Transmission Using FPGA." In Intelligent Communication, Control and Devices, pp. 619-626. Springer, Singapore, 2020.

Basha, Mudasar, M. Siva Kumar, Vemulapalli Sai Pranav, and B. Khaleelu Rehman. "Approach to Find Shortest Path Using Ant Colony Algorithm." In Intelligent Communication, Control and Devices, pp. 1243-1252. Springer, Singapore, 2018.

Lysaght, Patrick, et al. "Enhanced architectures, design methodologies and CAD tools for dynamic reconfiguration of Xilinx FPGAs." 2006 International Conference on Field Programmable Logic and Applications. IEEE, 2006.

Paulsson, Katarina, et al. "Exploitation of Run-Time Partial Reconfiguration for Dynamic Power Management in Xilinx Spartan III-based Systems." ReCoSoC. 2007.

Crockett, Louise H., et al. The Zynq Book: Embedded Processing with the Arm Cortex-A9 on the Xilinx Zynq-7000 All Programmable Soc. Strathclyde Academic Media, 2014.




DOI: https://doi.org/10.37591/jovdtt.v10i2.4039

Refbacks

  • There are currently no refbacks.


Copyright (c) 2020 Journal of VLSI Design Tools & Technology



eISSN: 2249–474X