Open Access Open Access  Restricted Access Subscription or Fee Access

Comparative Analysis of Combinational Circuit Using Reversible Logic Based Techniques

Aakriti Dawarand, Bal Krishan


In the last few decades, due to the ever growing demand for portable and small sized devices, integrated circuits require electronic circuit design methods to implement integrated circuits with low power consumption. The ever-growing number of transistors integrated on a chip and the increasing transistor switching speed in recent decades has enabled great performance improvement in computer systems by several orders of magnitude. Adiabatic logic technique is one of the best circuit design methods to reduce energy consumption in different operations. Adiabatic techniques make use of reversible logic in order to implement it on any circuit. A 4:2 priority encoder is designed as a combinational circuit. In this paper, ECRL (Efficient Charge Recovery logic) and CAL (Clocked Adiabatic Logic) are two adiabatic techniques implemented on Tanner EDA at 180 nm technology. The comparative analysis showed that power dissipation of ECRL is reduced by 16.038% as compared to CAL and conventional CMOS.

Keywords: Adiabatic logic, ECRL, CAL, CMOS, power dissipation, tanner

Cite this Article
Aakriti Dawarand, Bal Krishan. Comparative Analysis of Combinational Circuit Using Reversible Logic Based Techniques. Journal of VLSI Design Tools & Technology. 2018; 8(1): 30–33p.

Full Text:



W. C. Athas, "Low-Power Digital Systems Based on Adiabatic Switching Principles", IEEE Transaction on VLSI Systems, vol. 2, no. 4, pp.398 -406, 1994.

Kaushik Roy and sharat C. Prasad, “Low Power CMOS VLSI Circuit Design,” Wiley India Edition, 2009.

D. Maksimovic, V. G. Oklobdzija, B. Nikolic, and K. W. Current, "Clocked CMOS adiabatic logic with integrated single-phase power clock supply", IEEE Transaction VLSI System, vol. 8, pp.460-463, Aug. 2000.

S. Philip Teichmann. "A robust synchronized 2N2P LC oscillator with a shut-down mode for adiabatic logic circuits" , 2009 IEEE International Symposium on Circuits and Systems, 05/2009.

Atul Kumar and Ganesh Kumar. "Adiabatic logic: Energy efficient technique for VLSI applications", Computer and Communication Technology (ICCCT), 2011 2nd International Conference on, IEEE, 2011.

Vetuli, S.D. Pascoli, and L. M. Reyneri, “Positive feedback in adiabatic logic,” Electronics Letters, vol. 32, no. 20, pp. 1867–1869, 1996.

Y.Moon, and D.K.Jeong, “An Efficient Charge Recovery Logic Circuit”, IEEE Journal of Solid-State Circuits, 31(4), 1996, 514-522.



  • There are currently no refbacks.

Copyright (c) 2018 Journal of VLSI Design Tools & Technology

eISSN: 2249–474X