Skip to main content Skip to main navigation menu Skip to site footer
Journal of VLSI Design Tools & Technology
  • Current
  • Archives
  • Announcements
  • About
    • About the Journal
    • Submissions
    • Editorial Team
    • Privacy Statement
    • Contact
Search
  • Register
  • Login
  1. Home /
  2. Archives /
  3. Vol. 7 No. 1 (2017)

Vol. 7 No. 1 (2017)

					View Vol. 7 No. 1 (2017)
Published: 2019-08-09

Articles

  • Implementation of Carry Select Adder with Reduced Area Scheme

    pinaki satpathy
    1-5
    • Requires Subscription PDF (USD 30)
  • A Novel Approach for 3D Floor Planning in VLSI with Minimum Dead Space using a New Topological Structure

    ajoy kumar khan
    6-17
    • Requires Subscription PDF (USD 30)
  • Comparative Analysis of Phase Frequency Detector for Phase-Locked Loops

    Gunjankumar R Modi, Priyesh P Gandhi, Nilesh D Patel
    18-28
    • Requires Subscription PDF (USD 30)
  • Low-Power Design of Content Addressable Memory using Master Slave Match Line Architecture

    boda venkata lakshmi, Boggavarapu satish kumar
    29-34
    • Requires Subscription PDF (USD 30)
  • Analysis and Implementation of Folding and Interpolating Analog to Digital Converter using Submicron CMOS Technology

    rahulkumar S suthar, priyesh P gandhi
    35-40
    • Requires Subscription PDF (USD 30)
  • A Novel Approach Based On-Chip High Speed Optical Interconnection Network

    abhishek sharma, sudhir kumar sharma, pramod sharma
    41-48
    • Requires Subscription PDF (USD 30)
  • Enhancement in RMPA Parameters using Slotted Rhombus Connected Square Shaped Antenna with Left Handed Metamaterial

    ram kishor sharma, mahendra kumar pandey, sandeep kumar agrawal
    49-54
    • Requires Subscription PDF (USD 30)

Developed By

Open Journal Systems

Subscription

Login to access subscriber-only resources.

Language

  • English

Information

  • For Readers
  • For Authors
  • For Librarians
More information about the publishing system, Platform and Workflow by OJS/PKP.