Low-Power Design of Content Addressable Memory using Master Slave Match Line Architecture
DOI:
https://doi.org/10.37591/jovdtt.v7i1.3014Abstract
Content Addressable Memory (CAM) is a storage unit used for faster accessing of lookup table that reduces processing time for search operation. It is mainly used very-high-speed searching applications like computer networking devices. The MAC address table is implemented with a CAM so that the destination port can be easily detected by reducing the switch’s latency. CAM gets its high speed of operation by parallel search mechanism. This paper proposes a CAM with master slave match line architecture. It uses a 128 ´ 8 CAM with reduced voltage swing to minimize power consumption. Complete memory is searched simultaneously for decreasing the time needed for search operation. Hence, computational time gets reduced appreciably. The performance of CAM is estimated by computing the power consumption and match delay. The results are analysed and compared for various match cases. HSPICE along with Cosmoscope is used to simulate and view the waveforms respectively.
Keywords: HSPICE, CAM, Match delay and MSML
Downloads
Published
Issue
Section
License
Thank you for submitting the manuscript to the Journal of VLSI Design Tools & Technology. With the online journal management system that we are using, you will be able to track its progress through the editorial process by logging in to the journal web site:
An author may request for withdrawal of his/her manuscript, within a week's
time (w.e.f. the date of submission of the manuscript). The Author is
recommended to follow strictly the Instructions in Manuscript Withdrawal
Policy (As per URL given below)
http://stmjournals.com/pdf/manuscript%20withdrawl.pdf
If you have any questions, please contact me. Thank you for considering this
journal as a venue for your work.
