Analysis of Resource Utilization for a Floating-Point Complex Multiplication in FPGA
Abstract
Complex multiplication is an important operation frequently used in the digital signal processing. This paper shows the resource utilization for a complex multiplication on Spartan3E by using a 9 bit floating point numbers. The proposed method clearly shows that resource utilization for complex multiplication is less than the IP cores proposed by the Xilinx Company. More over this paper shows how the significant and the exponent of the floating point number effect the resource utilization for a complex multiplication.
Keywords
Complex multiplication, Floating point, IP cores
Full Text:
PDFDOI: https://doi.org/10.37591/jovdtt.v1i1-2-3.3166
Refbacks
- There are currently no refbacks.
Copyright (c) 2019 Journal of VLSI Design Tools & Technology
eISSN: 2249–474X