Open Access Open Access  Restricted Access Subscription or Fee Access

Implementation of Different Low Power Techniques on CMOS Inverter and NAND Circuits

Karishma Yadav, Vandana Khanna, Gaurav Shingwani, Ishita Ishita

Abstract


The growth in technology has increased the usage of additional components on a single chip. This increased number of components on a single chip increases the significant amount of power dissipation and this causes the major challenge for the today’s circuit designers. There are several techniques in VLSI field which help to reduce power dissipations. This paper has analytical analysis of different low power techniques on CMOS inverter and NAND circuits; significant amount of power reduction in these circuits designed in 180 nm have been achieved.

Keywords: Dynamic power, static power, leakage power, power dissipation, LECTOR

Cite this Article

Karishma Yadav, Vandana Khanna, Gaurav Shingwani, et al. Implementation of Different Low Power Techniques on CMOS Inverter and NAND Circuits. Journal of VLSI Design Tools & Technology. 2019; 9(1): 38–43p.



Full Text:

PDF


DOI: https://doi.org/10.37591/jovdtt.v9i1.1449

Refbacks

  • There are currently no refbacks.


Copyright (c) 2019 Journal of VLSI Design Tools & Technology



eISSN: 2249–474X