Open Access Open Access  Restricted Access Subscription or Fee Access

Which is the Best 10T Static CMOS Full Adder for Ultralow-Power Applications?

Manisha Guduri, Vivek Kumar Agarwal, Aminul Islam

Abstract


This paper presents the analysis of various 10-transistor CMOS 1-bit full adder circuits in terms of their output levels and finds out the suitable adder cell at 200 mV in subthreshold region at 16-nm technology node for ultra-low power applications. This paper also provides worst case output levels (sum and carry) of all the analyzed adder cells (which are presented in the paper) for various input combinations.

Keywords: CMOS, carry, 2:1 Multiplexer, sum, XOR gate

Cite this Article:

Guduri M, Agrawal VK, Islam A. Which is the Best 10T Static CMOS Full Adder for Ultralow-Power Applications? Journal of VLSI Design Tools and Technology (JoVDTT). 2015; 5(1): 45–50p.



Full Text:

PDF


DOI: https://doi.org/10.37591/jovdtt.v5i1.1584

Refbacks

  • There are currently no refbacks.


Copyright (c) 2019 Journal of VLSI Design Tools & Technology



eISSN: 2249–474X