Arya, J. K., Department of Electronics and Communication Engineering, National Institute of Technology Jalandhar, Punjab, India
-
Vol 6, No 1 (2016) - Articles
Design of Single Bitline Novel 5T SRAM Cell to Reduce The Power Dissipation Using Cadence
Abstract
eISSN: 2249–474X