Journal of VLSI Design Tools & Technology (JoVDTT)

• Home
• About
• Login
• Register
• Search
• Current
• Archives
• Announcements
• Editorial Team
• Indexing
• Author Guidelines
• Copyright Licensing Form
• Publication Ethics and Malpractice Statement
• Referencing Pattern
• Manuscript Withdrawal Policy

Home > Archives > Vol 4, No 2 (2014)

Table of Contents

Articles

A Cuckoo Search based Approach for Solving Standard Cell Placement Problem amanpreet singh, maninder kaur

PDF 1-7

Triangular Waveform Generation using Mixed Signal Modeling amit krishna dwivedi, A. Islam

PDF 8-17

A Simple, Compact, and Power-Efficient Current-Mode Decimal Adder Circuit ashish s shende

PDF 18-23

A Survey on Recent Approaches for Leakage Power Reduction in MOS Integrated Circuits harshvardhan upadhyay

PDF 24-31

Design and Analysis of Energy-Efficient GDI Cell and Its Impact on Multipliers preethi rangaraj, naveen raman

PDF 32-36

A Novel Current-Mode Quaternary Multiplier with Indian Vedic Architecture ashish s shende, deepak r dandekar

PDF 37-46

Design of High-Speed TIQ Comparator for Flash-Type ADC for (WPMOS/LPMOS) > 1 neerja singh, tania ` gupta

PDF 47-52

Comparative Analysis of Low-Power Adiabatic Techniques charu rana, priyanka ojha

PDF 53-58

Performance Estimation of VLSI Design Pritam Bhattacharjee

PDF 59-66